Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: Idaho





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-D645,110 Firearm forend and thumbhole stock
US-8,015,460 Test mode for parallel load of address dependent data to enable loading of desired data backgrounds
One or more embodiments of the invention enable a memory device to load its memory array with desired background data, such as to reduce total test time and...
US-8,015,384 Memory hub architecture having programmable lane widths
A processor-based system includes a processor coupled to a system controller through a processor bus. The system controller is used to couple at least one input...
US-8,014,993 Transportable volume, local environment repository
An operating environment emulation system includes a separate peripheral emulation system having a memory device. The memory device is operable to store one or...
US-8,014,222 Control of inputs to a memory device
A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with...
US-8,014,220 Current mode data sensing and propagation using voltage amplifier
A method and a circuit for current mode data sensing and propagation by using voltage amplifier are provided. Example embodiments may include providing an...
US-8,014,216 Devices, systems, and methods for a power generator system
Methods, devices, and systems are provided for a power generator system. The power generator system may include at least one control device including control...
US-8,014,208 Erase verification for flash memory
Example embodiments for verifying an erase operation for a flash memory device may comprise, for one or more embodiments, utilizing program operation...
US-8,014,195 Single transistor memory cell
A semiconductor device along with circuits including the same and methods of operating the same are described. The device comprises a memory cell including one...
US-8,014,023 System and method for identifying attributes of a printed image
Memorializing a printed image, including detecting at least one attribute associated with the originally printed image, the attribute identifying a ...
US-8,013,915 Anti-eclipsing circuit for image sensors
An anti-eclipse circuit of an image pixel includes a clamping circuit for pulling up a voltage of a reset signal output by the pixel and an eclipse detection...
US-8,013,579 Voltage trimming
Embodiments are provided that include a memory die, memory devices, and methods, such as those comprising a voltage generator, including an output voltage and...
US-8,013,411 Method and structure to reduce optical crosstalk in a solid state imager
Methods and structures to reduce optical crosstalk in solid state imager arrays. Sections of pixel material layers that previously would have been etched away...
US-8,013,376 Memory arrays, semiconductor constructions and electronic systems with transistor gates extending partially...
Some embodiments include DRAM having transistor gates extending partially over SOI, and methods of forming such DRAM. Unit cells of the DRAM may be within...
US-8,013,371 Ultra thin TCS (SiCl.sub.4) cell nitride for DRAM capacitor with DCS (SiH.sub.2Cl.sub.2) interface seeding layer
A method for forming silicon nitride films on semiconductor devices is provided. In one embodiment of the method, a silicon-comprising substrate is first...
US-8,012,859 Atomic layer deposition of silicon and silicon-containing films
A method is provided for depositing silicon and silicon-containing films by atomic layer deposition (ALD). The method includes disposing the substrate in a...
US-8,012,847 Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating...
First and second isolation trenches are formed into semiconductive material of a semiconductor substrate. The first isolation trench has a narrowest outermost...
US-8,012,776 Methods of manufacturing imaging device packages
Methods of manufacturing an imaging device package are provided. In accordance with an embodiment a sensor die may be coupled to bond pads on a transparent...
US-8,012,674 Efficient pitch multiplication process
Pitch multiplied and non-pitch multiplied features of an integrated circuit, e.g., features in the array, interface and periphery areas of the integrated...
US-8,012,532 Methods of making crystalline tantalum pentoxide
There is disclosed a method of forming crystalline tantalum pentoxide on a ruthenium-containing material having an oxygen-containing surface wherein the...
US-8,012,277 Ionic liquid and a method of synthesizing an ionic liquid
An ionic liquid is disclosed A precursor composition that comprises at least one ionic liquid and at least one energetic material is also disclosed, as is a...
US-8,012,214 Joint prosthesis
A novel and improved elbow prosthesis and method of implanting same including a novel aggregate prosthesis having a retaining system in conjunction with a set...
US-8,011,513 Semiconductor workpiece carriers and methods for processing semiconductor workpieces
Semiconductor workpiece carriers and methods for processing semiconductor workpieces are disclosed herein. In one embodiment, a semiconductor workpiece carrier...
US-8,011,296 Supercritical fluid-assisted direct write for printing integrated circuits
High resolution patterns provided on a surface of a semiconductor substrate and methods of direct printing of such high resolution patterns are disclosed. The...
US-8,011,092 Methods of providing semiconductor components within sockets
The invention includes methods of utilizing removable mechanical precising mechanisms and/or optical-based precising mechanisms to align chips within sockets....
US-8,011,090 Method for forming and planarizing adjacent regions of an integrated circuit
Various pattern transfer and etching steps can be used to create features. Conventional photolithography steps can be used in combination with pitch-reduction...
US-8,010,931 Tool for a configurable integrated circuit that uses determination of dynamic power consumption
A configurable logic tool that allows minimization of dynamic power within an FPGA design without changing user-entered specifications. The minimization of...
US-8,010,866 Memory system and method using stacked memory device dice, and system using the memory system
A memory system and method uses stacked memory device dice coupled to each other and to a logic die. The logic die may include a timing correction system that...
US-8,010,757 Media vaulting
A method is disclosed that comprises creating a plurality of vaulting policies, each vaulting policy having one or more cycles specifying a movement of media to...
US-8,009,787 Method for non-destructive testing
Non-destructive testing method may include providing a source material that emits positrons in response to bombardment of the source material with photons. The...
US-8,009,487 System and method for mitigating reverse bias leakage
The present disclosure includes devices, methods, and systems for programming memory, such as resistance variable memory. One embodiment can include an array of...
US-8,009,478 Non-volatile memory apparatus and methods
Some embodiments include apparatus and methods having memory cells coupled in series and a module to cause an application of voltages with at least three...
US-8,009,460 Device and method for using dynamic cell plate sensing in a DRAM memory cell
A memory cell, device, system and method for operating a memory cell utilize an isolated dynamic cell plate. The memory cell includes a first and second pass...
US-8,009,006 Open pattern inductor
Various embodiments includes a stacked open pattern inductor fabricated above a semiconductor substrate. The stacked open pattern inductor includes a plurality...
US-8,008,954 Multi-phase signal generator and method
Multi-phase signal generators and methods for generating multi-phase signals are described. In one embodiment, the clock generator generates quadrature clock...
US-8,008,947 Balanced phase detector
Methods and apparatus are disclosed, such as those involving a digital phase detector that includes a phase detection circuit configured to detect which one of...
US-8,008,816 Device with magnetoplastic and/or magnetoelastic thin-film transducer and pick-up coil for harvesting energy
A magnetoplastic and/or magnetoelastic material transduces linear motion, delivered to it by a mechanical connection, into a change of magnetic field, via twin...
US-8,008,762 Methods of fabrication of package assemblies for optically interactive electronic devices and package...
Packaging assemblies for optically interactive devices and methods of forming the packaging assemblies in an efficient manner that eliminates or reduces the...
US-8,008,551 Dry bean line 08550815
The invention provides seed and plants of the bean line designated 08550815. The invention thus relates to the plants, seeds and tissue cultures of bean line...
US-8,008,196 Method to create a metal pattern using a damascene-like process
A method of forming a metal pattern on a dielectric layer that comprises forming at least one trench in a dielectric layer formed from a photosensitive,...
US-8,008,192 Conductive interconnect structures and formation methods using supercritical fluids
Conductive interconnect structures and formation methods using supercritical fluids are disclosed. A method in accordance with one embodiment of the invention...
US-8,008,162 Select devices including an open volume, memory devices and systems including same, and methods for forming same
Select devices including an open volume that functions as a high bandgap material having a low dielectric constant are disclosed. The open volume may provide a...
US-8,008,144 Dual work function recessed access device and methods of forming
A recessed access device having a gate electrode formed of two or more gate materials having different work functions may reduce the gate-induced drain leakage...
US-8,008,126 Castellation wafer level packaging of integrated circuit chips
Systems and methods for packaging integrated circuit chips in castellation wafer level packaging are provided. The active circuit areas of the chips are coupled...
US-8,007,607 Combustible structural composites and methods of forming combustible structural composites
Combustible structural composites and methods of forming same are disclosed. In an embodiment, a combustible structural composite includes combustible material...
US-8,007,456 Variously adjustable night splint with adjustable spacers and lock-out hinge
A low cost foldable orthosis for the treatment of foot and ankle conditions including plantar facitis and tendonitis, the orthosis is a foldable molded portion...
US-8,007,275 Methods and apparatuses for heating semiconductor wafers
Methods and apparatuses for heat treatment of semiconductor wafers are disclosed herein. A method of heating a semiconductor wafer in accordance with one...
US-8,006,981 Moving target system for defensive training
A moving target system for defensive training includes an elongated ground-based track defining a track axis, a trolley operable to move along the track, the...
US-8,006,195 Spectrum analyzer interface
A computationally implemented method comprises providing a plurality of spectral data display and manipulation options on a display displaying spectral data,...
US-8,006,166 Programming error correction code into a solid state memory device with varying bits per cell
Memory devices that, in a particular embodiment, receive and transmit analog data signals representative of bit patterns of two or more bits such as to...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.