Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: Idaho





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,871,934 Method for an integrated circuit contact
A process is provided for forming vertical contacts in the manufacture of integrated circuits and devices. The process eliminates the need for precise mask...
US-7,871,911 Methods for fabricating semiconductor device structures
Methods for fabricating semiconductor device structures are disclosed. In some embodiments, methods for fabricating semiconductor device structures may...
US-7,871,859 Vertical surface mount assembly and methods
A vertically mountable semiconductor device assembly including a semiconductor device and a mechanism for attaching the semiconductor device to a carrier...
US-7,871,198 High-temperature thermocouples and related methods
A high-temperature thermocouple and methods for fabricating a thermocouple capable of long-term operation in high-temperature, hostile environments without...
US-7,870,891 Systems, devices and methods for regulating temperatures of tanks, containers and contents therein
The invention encompasses a temperature regulating system that includes a shell configured to be received over an outer circumferential portion of a container....
US-D631,125 Reticle for an aiming device
US-7,870,608 Early detection and monitoring of online fraud
Various embodiments of the invention provide solutions (including inter alia, systems, methods and software) for dealing with online fraud. In particular,...
US-7,870,435 Memory device and method for repairing a semiconductor memory
A block repair device is used in a Dynamic Random Access Memory (DRAM) having a primary array with a defective cell and a redundant array with a redundant row....
US-7,870,351 System, apparatus, and method for modifying the order of memory accesses
Systems and methods for controlling memory access operation are disclosed. The system may include one or more requestors performing requests to memory devices....
US-7,870,330 Controller for refreshing memories
A memory utilizes a data refresh algorithm to preserve data integrity over disturbances caused by memory programming or erase operations. The memory device...
US-7,870,329 System and method for optimizing interconnections of components in a multichip memory module
An apparatus and method couples memory devices in a memory module to a memory hub on the module such that signals traveling from the hub to the devices have...
US-7,869,494 Equalizer circuitry for mitigating pre-cursor and post-cursor intersymbol interference
One or more embodiments of the invention comprise a continuous-time equalizer (CTE) for reducing both pre-cursor and post-cursor intersymbol interference (ISI)...
US-7,869,457 High speed ring/bus
A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node...
US-7,869,301 Apparatus for writing to multiple banks of a memory device
In a multi-bank memory system such as a synchronous dynamic random access memory (SDRAM), a method of writing data to the banks is provided. This method allows...
US-7,869,285 Low voltage operation bias current generation circuit
Devices and systems for generating a bias current with a low minimum voltage, for example, are disclosed. One such device includes a first transistor having a...
US-7,869,249 Complementary bit PCRAM sense amplifier and method of operation
A method and apparatus is disclosed for sensing the resistance state of a Programmable Conductor Random Access Memory (PCRAM) element using complementary PCRAM...
US-7,869,242 Transmission lines for CMOS integrated circuits
Improved methods and structures are provided for impedance-controlled low-loss lines in CMOS integrated circuits. The present invention offers a reduction in...
US-7,869,091 Scanner characteristic adjustment
A method and system sense print a calibration feature towards an edge of a medium, scan the feature to determine a parameter and adjust a characteristic of the...
US-7,868,630 Integrated light conditioning devices on a probe card for testing imaging devices, and methods of fabricating same
A probe card is disclosed which includes a body, at least one housing in the body, the housing having at least one light opening, and at least one light...
US-7,868,440 Packaged microdevices and methods for manufacturing packaged microdevices
Microdevices and methods for packaging microdevices. One embodiment of a packaged microdevice includes a substrate having a mounting area, contacts in the...
US-7,868,369 Localized masking for semiconductor structure development
Container structures for use in integrated circuits and methods of their manufacture without the use of mechanical planarization such as chemical-mechanical...
US-7,868,310 Resistance variable memory device and method of fabrication
Methods and apparatus for providing a resistance variable memory device with agglomeration prevention and thermal stability. According to one embodiment, a...
US-7,867,919 Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer
Lanthanum-metal oxide dielectric layers and methods of fabricating such dielectric layers provide an insulating layer in a variety of structures for use in a...
US-7,867,851 Methods of forming field effect transistors on substrates
The invention includes methods of forming field effect transistors. In one implementation, the invention encompasses a method of forming a field effect...
US-7,867,850 Enhanced multi-bit non-volatile memory device with resonant tunnel barrier
A non-volatile memory cell uses a resonant tunnel barrier that has an amorphous silicon and/or amorphous germanium layer between two layers of either HfSiON or...
US-7,867,845 Transistor gate forming methods and transistor structures
A transistor gate forming method includes forming a metal layer within a line opening and forming a fill layer within the opening over the metal layer. The fill...
US-7,867,844 Methods of forming NAND cell units
Some embodiments include methods of forming charge storage transistor gates and standard FET gates in which common processing is utilized for fabrication of at...
US-7,867,843 Gate structures for flash memory and methods of making same
A process may include forming a polysilicon pinnacle above and on a polysilicon island and further forming a floating gate from the polysilicon pinnacle and...
US-7,867,335 GaN bulk growth by Ga vapor transport
GaN is grown by creating a Ga vapor from a powder, and using an inert purge gas from a source to transport the vapor to a growth site where the GaN growth takes...
US-7,866,735 Curbside loader and unloader
A bed has been provided for use with a vehicle in which the bed has a side loading apparatus and an opposite opening side wall through which material can be...
US-7,866,580 Tower support system for irrigation system
A swing arm support system for automated irrigation systems has a support hub and a means to attach and operate two wheels to opposite sides of the support hub....
US-7,866,515 Paddle platform
A paddle for securing at least one holster or accessory carrier at a desired attitude, the paddle including an attachment plate, a first arcuate slot defined...
US-7,866,491 Wall hanging garage shelf and rack storage system
A storage system capable of a variety of configurations and adaptations to be made based upon the necessities and desires of the user. The basic units of the...
US-7,865,977 Thermal goggle lens assembly with externally vented chamber
A sports goggle includes double lens goggles having inner and outer lenses joined at their perimeter by an adhesive, such as silicone, to form an air cavity. A...
US-7,865,659 Removable storage device
In an embodiment, when a removable storage device is removably coupled to a host, the removable storage device indicates that it is non-removable to the host....
US-7,865,120 Image forming apparatus with power supply for charging nip forming member and rotary fixing member
The image forming apparatus includes a fixing apparatus capable of restraining offset of a toner in multifarious types of sheets and in a variety of environments...
US-7,864,609 Methods for determining resistance of phase change memory elements
Methods for measuring the resistance of multiple memory elements are disclosed. The memory elements may be multi-bit memory and through precise measurement of...
US-7,864,607 Negative voltage discharge scheme to improve snapback in a non-volatile memory
Charge pump and discharge circuitry for a non-volatile memory device that splits up the discharge operation into two discharge periods. In a first discharge...
US-7,864,589 Mitigation of runaway programming of a memory device
Methods for mitigating runaway programming in a memory device, methods for program verifying a memory device, a memory device, and a memory system are provided....
US-7,864,587 Programming a memory device to increase data reliability
Methods for programming a memory array, memory devices, and memory systems are disclosed. In one such method, the target reliability of the data to be programmed...
US-7,864,585 Multi level inhibit scheme
Memory devices and methods are disclosed to facilitate utilization of a multi level inhibit programming scheme. In one such embodiment, isolated channel regions...
US-7,864,584 Expanded programming window for non-volatile multilevel memory cells
Embodiments of the present disclosure provide methods, devices, modules, and systems for utilizing an expanded programming window for non-volatile multilevel...
US-7,864,577 Sharing physical memory locations in memory devices
A memory structure includes a plurality of address banks where each address bank is operative to store a memory address. In certain embodiments, at least two of...
US-7,864,575 Non-volatile multilevel memory cell programming
Embodiments of the present disclosure provide methods, devices, modules, and systems for programming an array of non-volatile multilevel memory cells to a number...
US-7,864,567 Programming a normally single phase chalcogenide material for use as a memory of FPLA
A memory may be implemented with a stable chalcogenide glass which is defined as a generally amorphous chalcogenide material that does not change to a generally...
US-7,864,457 Achromatic lens structure, method of fabrication, and imaging devices and systems using the same
Lens structures, imaging devices, and methods of making the same that include a lens and a transparent material having different dispersions and used to correct...
US-7,864,294 Focus sensitive lithographic apparatus, systems, and methods
A system includes an illuminator, a mask, and a measurement device. The illuminator includes a light source. The mask includes at least one focus determination...
US-7,863,924 Pusher assemblies for use in microfeature device testing, systems with pusher assemblies, and methods for using...
Pusher assemblies for use in microelectronic device testing systems and methods for using such pusher assemblies are disclosed herein. One particular embodiment...
US-7,863,727 Microelectronic devices and methods for manufacturing microelectronic devices
Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. In one embodiment, a microelectronic device includes a...
US-7,863,722 Stackable semiconductor assemblies and methods of manufacturing such assemblies
Stacked semiconductor devices and assemblies including attached lead frames are disclosed herein. One embodiment of a method of manufacturing a semiconductor...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.