Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: Idaho





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,083,575 Devices having different effective series resistance states and methods for controlling such devices
Devices and methods are described, such as those including parallel paths coupled between a first power supply and a second power supply. The parallel paths...
US-9,083,358 Delay lock loop phase glitch error filter
A method and apparatus is provided for providing a phase glitch error filter for a delay lock loop. The device comprises a delay lock loop to provide an output...
US-9,082,969 Keyhole-free sloped heater for phase change memory
Subject matter disclosed herein relates to a method of manufacturing a semiconductor integrated circuit device, and more particularly to a method of fabricating...
US-9,082,966 Methods of forming semiconductor devices and structures with improved planarization, uniformity
Semiconductor devices and structures, such as phase change memory devices, include peripheral conductive pads coupled to peripheral conductive contacts in a...
US-9,082,956 Confined cell structures and methods of forming confined cell structures
Techniques for reducing damage in memory cells are provided. Memory cell structures are typically formed using dry etch and/or planarization processes which...
US-9,082,881 Semiconductor on polymer substrate
Semiconductor On Polymer (SOP) is a flexible ultra-thin substrate that can be used as the starting material for CMOS, MEMS or Complex Interconnects such as an...
US-9,082,829 Methods for forming arrays of small, closely spaced features
Methods of forming arrays of small, densely spaced holes or pillars for use in integrated circuits are disclosed. Various pattern transfer and etching steps can...
US-9,082,783 Semiconductor device and fabrication method thereof
The semiconductor device fabrication method of the present invention includes: laminating a plurality of amorphous silicon films on a semiconductor substrate,...
US-9,082,772 Stair step formation using at least two masks
Apparatuses and methods for stair step formation using at least two masks, such as in a memory device, are provided. One example method can include forming a...
US-9,082,748 Devices, systems, and methods related to removing parasitic conduction in semiconductor devices
Semiconductor devices and methods for making semiconductor devices are disclosed herein. A method configured in accordance with a particular embodiment includes...
US-9,082,721 Structures comprising masks comprising carbon
The critical dimension (CD) of features formed during the fabrication of a semiconductor device may be controlled through the use of a dry develop chemistry...
US-9,082,714 Use of etch process post wordline definition to improve data retention in a flash memory device
Embodiments of the present disclosure are directed towards use of an etch process post wordline definition to improve data retention in a flash memory device....
US-9,082,692 Engineered substrate assemblies with epitaxial templates and related systems, methods, and devices
Engineered substrates having epitaxial templates for forming epitaxial semiconductor materials and associated systems and methods are disclosed herein. In...
US-9,082,555 Structure comprising multiple capacitors and methods for forming the structure
Capacitors, apparatus including a capacitor, and methods for forming a capacitor are provided. One such capacitor may include a first conductor a second...
US-9,082,494 Memory cells having a common gate terminal
Arrays of memory cells having a common gate terminal and methods of operating and forming the same are described herein. As an example, an array of memory cells...
US-9,082,485 Apparatuses and methods including memory array and data line architecture
Some embodiments include apparatus and methods having memory cells located in different device levels of a device, at least a portion of a transistor located in...
US-9,082,477 Set pulse for phase change memory programming
A memory device and method for programming the memory device, including a method for a melting phase change memory cell by applying an electronic signal at a...
US-9,082,474 Method and apparatus for providing preloaded non-volatile memory content
An embodiment providing one or more improvements includes a memory loading system and method for at least managing testing of a memory unit using a memory test...
US-9,082,471 Power saving memory apparatus, systems, and methods
Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is...
US-9,082,466 Apparatuses and methods for adjusting deactivation voltages
Apparatuses and methods for adjusting deactivation voltages are described herein. An example apparatus may include a voltage control circuit. The voltage...
US-9,081,718 Systems and methods for storing and recovering controller data in non-volatile memory devices
Systems and methods are disclosed for storing the firmware and other data of a flash memory controller, such as using a RAID configuration across multiple flash...
US-9,081,717 Memory quality monitor based compensation method and apparatus
In one embodiment, an encoder reads a set of data from memory cells to obtain retrieved data influenced by one or more distortion mechanisms as a result of...
US-9,081,674 Dual mapping between program states and data patterns
The present disclosure includes methods and apparatuses for dual mapping between program states and data patterns. One apparatus includes a memory and a...
US-9,081,042 Resistive memory element sensing using averaging
A system for determining the logic state of a resistive memory cell element, for example an MRAM resistive cell element. The system includes a controlled...
US-9,080,709 Water hammer arrester
A water hammer arrester having a cap assembly, a piston assembly, a pair of o-rings, and a base assembly, wherein the cap assembly, piston assembly and base...
US-9,080,221 System and process for refining sugar
A system and process for refining raw sugar, comprising a melting unit configured to receive the raw sugar and an eluent to produce a melt liquor, a...
US-9,080,052 Precursor polymer compositions comprising polybenzimidazole
Stable, high performance polymer compositions including polybenzimidazole (PBI) and a melamine-formaldehyde polymer, such as methylated, ...
US-9,078,735 Ankle-foot orthotic device
An external orthotic device increases comfort, stability, and motion control of the ankle and/or foot. An outer shell comprises separate medial and lateral...
US-9,078,463 Potato products with enhanced resistant starch content and moderated glycemic response and methods thereof
This application relates to compositions comprising whole-tissue potato products with enhanced resistant starch (RS) content and reduced estimated glycemic...
US-9,078,462 Potato products with enhanced resistant starch content and moderated glycemic response and methods thereof
This application relates to compositions comprising whole-tissue potato products with enhanced resistant starch (RS) content and reduced estimated glycemic...
US-D734,039 Brush head
US-RE45,613 Organic transistor having a non-planar semiconductor-insulating layer interface
Organic transistors having a nonplanar interface between the insulating layer and the semiconductor layer are provided, along with methods for manufacturing.
US-9,078,096 Systems and methods for creating and providing location-based content
A software product comprises instructions stored on non-transitory computer-readable media. The instructions, when executed by a computer, perform steps for...
US-9,077,305 Adaptive on die decoupling devices and methods
Semiconductor dies and methods are described, such as those including a first capacitive pathway having a first effective series resistance (ESR) and a second...
US-9,076,963 Phase change memory cells and methods of forming phase change memory cells
A phase change memory cell includes a first electrode having a cylindrical portion. A dielectric material having a cylindrical portion is longitudinally over...
US-9,076,888 Silicided recessed silicon
Methods and structures are provided for full silicidation of recessed silicon. Silicon is provided within a trench. A mixture of metals is provided over the...
US-9,076,867 Semiconductor device structures including strained transistor channels
The present invention includes methods for stressing transistor channels of semiconductor device structures. Such methods include the formation of so-called...
US-9,076,835 Vertically base-connected bipolar transistor
Methods, devices, and systems for using and forming vertically base-connected bipolar transistors have been shown. The vertically base-connected bipolar...
US-9,076,824 Memory arrays with a memory cell adjacent to a smaller size of a pillar having a greater channel length than a...
The disclosure is related to memory arrays and methods. One such memory array has a substantially vertical pillar. A memory cell adjacent to the pillar where...
US-9,076,757 Methods of forming a plurality of capacitors
A method of forming a plurality of capacitors includes providing a plurality of capacitor electrodes, an elevationally inner insulative retaining material...
US-9,076,686 Field effect transistor constructions and memory arrays
A field effect transistor construction comprises two source/drain regions and a channel region there-between. The channel region comprises a transition metal...
US-9,076,680 Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an...
A method of forming capacitors includes providing a support material over a substrate. The support material is at least one of semiconductive or conductive....
US-9,076,662 Fin-JFET
Methods, devices, and systems integrating Fin-JFETs and Fin-MOSFETs are provided. One method embodiment includes forming at least on Fin-MOSFET on a substrate...
US-9,076,547 Level compensation in multilevel memory
Some embodiments include apparatuses and methods having a compensation unit to provide a compensation value based at least in part on a threshold voltage value...
US-9,076,543 Techniques for providing a direct injection semiconductor memory device
Techniques for providing a direct injection semiconductor memory device are disclosed. In one particular exemplary embodiment, the techniques may be realized as...
US-9,076,528 Apparatus including memory management control circuitry and related methods for allocation of a write block cluster
Memory system controllers can include non-volatile memory control circuitry including a plurality of channel control circuits. Each of the plurality of channel...
US-9,076,524 Method of accessing a memory device
A method is provided for accessing a memory device. The method includes programming data in a plurality of cells of the memory device in a first programming...
US-9,076,521 Method and apparatus for decoding memory
A thin-film memory may include a thin-film transistor-free address decoder in conjunction with thin-film memory elements to yield an all-thin-film memory. Such...
US-9,076,501 Apparatuses and methods for reducing current leakage in a memory
Apparatuses, sense amplifier circuits, and methods for operating a sense amplifier circuit in a memory are described. An example apparatus includes a sense...
US-9,076,458 System and method for controlling noise in real-time audio signals
A system for processing a digital audio signal that includes a plurality of samples is disclosed. The system comprises a magnitude determination module, a...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.